

FIGURE 2

Clock	1 0	1 0	0 0
		T	0
		Data	

FIGURE 3

!	-1	-	0
녻	-	-	0
Clock		-	0
		Data	

- Logic Diagram resulting from And gate
- Two output states

- Logic diagram resulting from mixer
- Three aufant states

Reduce to two states by adding original data stream

• Two output levels

• Effects NRZ to RZ conversion

Data 1 1 -1 1 0 0 0 0 0 0 0	Clock	Clock		,			
1 1 1 Data 1 = 1 0 0 0			7				
0 0 0	() (2) (2)				 ▼-	11	C >
	0		f		0		0

FIGURE 4